Updates and Results Talks and Posters Advice Ideas Important Figures Write-Ups Outreach How-To Funding Opportunities GENETIS
  GENETIS, Page 5 of 13  ELOG logo
ID Date Authordown Subject Text Attachments
  230   Thu Jul 6 14:52:09 2023 Jack TillmanBuilding - Matching Circuit Schematic, PCB, and componentsAttached are images of the matching circuit
schematic and PCB design. A parts list is
also attached in .pdf and .csv format. The
 Matching_Circuit_Schematic.pngMatching_Circuit_PCB.pngMatching_Circuit_DigiKey_Cart.pdfMatching_Circuit_DigiKey_Cart.csv 
  111   Mon Oct 5 21:06:29 2020 EveryoneData RunsMachtay_20200831_Asym_Length_and_Angle
   10 individuals
Machtay_20200911_Symmetric  
  
  109   Fri Oct 2 17:11:25 2020 Ethan FahimiUpdate Friday 10/2/2020


Name
Update
Plans
for Monday


Alex
 Screen_Shot_2020-10-02_at_5.39.33_PM.png 
  115   Mon Oct 19 17:02:12 2020 Ethan FahimiDaily Update 10/19


Name
Progress
Plans


Alex
M
 
 


Alex
  
  116   Mon Oct 26 17:59:10 2020 Ethan FahimiDaily Update 10/26


Name
Progress
Plans


Alex
M
 
 


Alex
 fitness.png 
  117   Fri Oct 30 17:30:16 2020 Ethan FahimiDaily Update 10/30


Name
Progress
Plans


Alex
M
 
 


Alex
  
  Draft   Mon Nov 30 16:59:39 2020 Ethan FahimiDaily Update 10/30


Name
Progress
Plans


Alex
M
 
 


Alex
  
  122   Mon Nov 30 17:00:31 2020 Ethan FahimiMonday Updates


Alex
M
Kicked the loop back up. Helped
Ethan and Parker with their projects during
  
  125   Fri Dec 11 17:47:48 2020 Ethan FahimiFriday Updates


Ethan
F
Fixed the issued AREA was
having with finding test_{ind}.txt, now to
  
  127   Tue Jan 26 17:17:41 2021 Ethan FahimiTuesday Updates 01/26/2021


Ethan
F
Continued implementing some
solutions the OSC helpdesk gave me for fixing
  
  133   Wed Jun 23 16:34:10 2021 Ethan FahimiDaily Update 6/23/2021


Name
Progress
Plans


Alex
M
 
 


Lydon
 
 


Ryan

 
  
  134   Wed Jul 14 15:45:30 2021 Ethan FahimiWednesday Updates (7/14/2021)


Ethan
Worked
with Alex on fixing a few bugs with AREA.
We are trying to solve an issue where the
  
  138   Fri Sep 17 13:41:36 2021 Ethan Fahimi07/20/2021 AREA run 3 violin plotThis is a plot made from the AREA project
with full Arasim implementation. It can be
seen that the Veff of any individuals is
 Image_9-13-21_at_6.35_PM.jpg 
  Draft   Mon Nov 8 17:04:30 2021 Ethan Fahimi11/04/2021 AREA run 2 violin plotThis is a plot made from the AREA project
with full Arasim implementation with each
gain pattern of each individual being fixed
 20211104fahimi5run2.png 
  140   Mon Nov 8 17:27:01 2021 Ethan Fahimi07/20/2021 AREA run 3 violin plotThis is a plot made from the AREA project
with full Arasim implementation with each
gain pattern of each individual being fixed
 20211104fahimi5run2.png 
  161   Tue Jun 7 14:14:21 2022 Dylan WellsMatching Circuits SlidesSlides contatining my notes on matching
circuits.

https://docs.google.com/presentation/d/1x25nhiqaW7LvPZ1pNZ5O4ZzsWZbtgqxBQ5haB9uWgQY/edit?usp=sharing
  
  170   Tue Jun 28 13:27:13 2022 Dylan WellsChanges needed for the matching circuit script

Fix
the functions for the SLPC, SCPL, and PLSC
L networks (change the paramaters to match
  
  178   Wed Aug 10 22:38:20 2022 Dylan WellsInstructions for Installing IceMCInstalling IceMC:

I: Getting anitaBuildTool

Clone the anitaBuildTool
  
  179   Tue Aug 16 11:41:07 2022 Dylan WellsInstructions for Running IceMCRunning IceMC:

 

Go into the directory
  
  181   Thu Aug 18 13:03:47 2022 Dylan WellsComparing inputs and outputs between AraSim and IceMCComparing Inputs:

Frequency Lists:

Ara - 83.33MHz - 1066.70
  
ELOG V3.1.5-fc6679b